Rivos Logo

Rivos

DFT Engineer

Reposted 8 Days Ago
Be an Early Applicant
Hybrid
Bangalore, Bengaluru, Karnataka
Mid level
Hybrid
Bangalore, Bengaluru, Karnataka
Mid level
The DFT Engineer will design and validate DFT features, create test plans, and collaborate with teams to meet requirements. Responsibilities include debugging and ensuring compliance with DFT methodologies.
The summary above was generated by AI

Positions are open for full-time in the areas of DFT design from unit level to chip level, involving all aspects of DFT design functions from scan, MBIST, to ATPG. Roles in the areas of CPU and SOC DFT design and verification.

Responsibilities

  • Define DFT strategy and methodologiesDesign the DFT features
  • Define test structures, debug structures, and test plans
  • Create test vectors or oversee their creationCollaborate with physical design team to close requirements
  • Validate DFT requirements are being metWork with designers to increase test coverage, debug observability and flexibility
  • Verify post-PD designs meet DFT requirements
  • Work with verification engineers, stepping in to do run tests when needed

Requirements

  • Good knowledge of digital logic design, microprocessor, debug feature, DFT architecture, CPU architecture, and microarchitecture
  • Knowledge of DFT and structural debug concepts and methodologies: JTAG, IEEE1500, MBIST, scan dump, memory dump
  • Knowledge of Verilog and experience with simulators and waveform debugging tools
  • Knowledge of Verilog / SystemVerilog
  • Knowledge of Python, , Shell scripting, Makefiles, TCL a plus
  • Excellent skills in problem solving, written and verbal communication, excellent organization skills, and highly self-motivated.
  • Ability to work well in a team and be productive under aggressive schedules.

Education and Experience

  • PhD, Master’s Degree or Bachelor’s Degree in technical subject area.

Top Skills

Dft
Ieee1500
Jtag
Mbist
Python
Shell Scripting
Simulators
Systemverilog
Tcl
Verilog
Waveform Debugging Tools

Similar Jobs

Yesterday
2 Locations
Senior level
Senior level
Semiconductor
Responsible for implementing and validating DFT/Test on complex ASIC/SoC designs while mentoring a team and enhancing DFT methodologies.
Top Skills: C-ShellCadenceDftDigital Circuit DesignLogic DesignPerlSiemensSynopsysTcl
7 Days Ago
2 Locations
Senior level
Senior level
Semiconductor
Responsible for implementing and validating DFT/Test on custom ASIC/SoC designs, mentoring a team, and enhancing methodologies in DFT/Test.
Top Skills: AsicC-ShellCadenceDftDigital Circuit DesignPerlSiemensSynopsysTcl
7 Days Ago
Bangalore, Bengaluru, Karnataka, IND
Senior level
Senior level
Artificial Intelligence • Internet of Things
The role requires designing DFT strategies, collaborating with RTL and PNR teams, generating test patterns, and ensuring DFT requirements are met within digital designs.
Top Skills: AtpgCadence GenusDftJtagModusPythonTclVerilogVhdl

What you need to know about the Kolkata Tech Scene

When considering the industries shaping India's tech scene, gaming might not immediately come to mind. However, in the last decade, increased internet usage and greater access to mobile devices have catapulted the industry to new heights, with Kolkata-based companies like Virtualinfocom, Red Apple Technologies and Digitoonz, at the forefront, driving the design and animation of new gaming titles for players.

Sign up now Access later

Create Free Account

Please log in or sign up to report this job.

Create Free Account